Job Details:
Job Description:
Do Something Wonderful!
Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our
YouTube Channel
or the links below!
·
Life at Intel
·
Diversity at Intel
Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.
Role and Responsibilities
We are looking for a unique senior engineer with expertise in both pre and post silicon disciplines. Specific experience should include DFT architecture, front-end feature validation, manufacturing flow definition, post-silicon content development, silicon debug, and test program strategy/architecture.
Responsibilities will cover the full spectrum of product development activities from early engagement with Design during product definition and technical readiness to development of the manufacturing flow, and technical leadership of the post-silicon team in one or more test domains.
Additional responsibilities include the following:
Ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. Make significant contributions to design, development and validation of testability circuits. Evaluation, development and debug of complex test methods. Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment. Creates and tests validation and production test hardware solutions. Tests, validates, modifies and redesigns circuits to guarantee component margin to specification. Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability. Analyzes early customer returns with emphasis on driving test hole closure activities. Creates and applies concepts for optimizing component production relative to both quality and cost constraints. Autonomously plans and schedules own daily tasks, develops solutions to problems utilizing formal education and judgment.
Qualifications:
Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications:
The candidate must have a Bachelor's degree in Electrical/Computer Engineering, Computer Science or a related field with 6+ years' experience OR Master's degree in Electrical/Computer Engineering, Computer Science or a related field with 4+ years' of experience OR PhD degree in Electrical/Computer Engineering, Computer Science or a related field with 2+ years' of experience
Candidate should have experience in 3 or more of the following areas:
Front-end SOC/IP/DFT Design or Architecture (DFT experience preferred).
Hands-on
pre/post-silicon
engineering
expertise in
one or more of the following domains: Reset,
Functional, Scan, Array
, Analog, Power, Thermal, System
Test.
Test and Validation tools and methodologies from Intel and or Industry.
Pre
-
Silicon and Post
-
Silicon product development technical leadership experience.
Strong background and track record in developing E2E test strategies
for complex integrated circuits.
Extensive
pre/p
ost
-silicon
test
development
, validation
,
and debug.
Additional Preferred
Qualifications:
Software skills: Python, Industry standard STIL, PDL, etc.
SW, HW, FW tools and integration.
Engineering, program and product management.
Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Folsom Additional Locations: US, Arizona, Phoenix Business group: Corporate Strategy Office is chartered to support the executive office in driving corporate initiatives, including near and long-term strategy, major cross-group decision making and ensuring cross-company alignment. To deliver to that mission, the team owns shaping, driving and synthesizing insights to directionally orient trends as well as long range strategic planning/visioning , cross company alignment and greenfield innovation. Communications are essential to drive alignment so there is a focus on communications, community and acumen development. The team is ccommitted to ensuring that Intel efforts are aligned to, and actively driving success toward the most impactful business strategies. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A
Benefits:
We
offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:
https://www.intel.com/content/www/us/en/jobs/benefits.html
Annual Salary Range for jobs which could be performed in
US, California:$123,139.00-$203,801.00
S
al
ary range dependent on a number of factors including location and experience.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
#J-18808-Ljbffr
