Staff Engineer, Analog Design

What You'll DoSamsung Interface Lab (SIL) is looking for a senior analog design engineer with experience in high-speed I/O design. SIL is an R&D division of Samsung's System LSI Division, in charge of high-speed interface development for various SLSI divisions including Display, Camera, and SoC. This is a newly established and growing team within the Samsung San Jose office, in charge of taking a design from concept to production across a wide range of products. Location:  Hybrid, working onsite at our San Jose office, 3 days per week, with the flexibility to work remotely the remainder of your timeJob ID: 42008Architecture and design of high-speed I/O circuit blocks such as TX, PLL, CDR, Analog Front-End (AFE/CTLE), DFE.What You BringBachelors with 10+ years of relevant industry experience, or Masters with 8+ years or PhD with 5+ years in Electrical Engineering, Computer Science or related field preferred.Solid background in mixed-signal circuit design, and in particular past experience with PLL, DLL, CDR, DFE, TX, or analog front-end (AFE/CTLE).Feasibility studies for new interface building-blocks by studying and analyzing existing state-of-the art implementations and making proposalsWork with mask designers and supervise layout implementation of circuits.Hands on experience with lab measurement and serial link characterization.Present architecture and design reviews of key circuits to the rest of the team and counterpart team at headquarters.Teamwork, dedication, excellent communication skills both written and verbalYou're inclusive, adapting your style to the situation and diverse global norms of our people.An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.You're collaborative, building relationships, humbly offering support and openly welcoming approaches.Innovative and creative, you proactively explore new ideas and adapt quickly to change.